Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

New Design of RNS Subtractor for modulo 2n+ 1

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Timarchi, S. ; Dept. of Electr. & Comput. Eng., Shahid Beheshti Univ., Tehran ; Navi, K. ; Hosseinzade, M.

This paper presents a high-speed subtractor in residue number system (RNS). In this paper, utilizing the conversion of single range unsigned (SRU) number system to single range signed (SRS) number system, we have made the subtraction more rapidly. Moduli set of (2n - 1, 2n, 2n + 1) is very attractive and has so many advantages over the other moduli sets, when realizing the related circuits. Beside the arithmetic operation delays are restricted by modulo 2n + 1. Therefore, this method especially for above moduli will be very useful. By this fact, n + 1 bit wide subtractors are reduced to n bit wide subtractor. It is shown that the proposed design delay is about n/(n + 1) percent of existing one. This property has lead to more efficient realization of VLSI aspects

Published in:

Information and Communication Technologies, 2006. ICTTA '06. 2nd  (Volume:2 )

Date of Conference:

0-0 0