Cart (Loading....) | Create Account
Close category search window
 

A Low-Cost Low-Power CMOS Time-to-Digital Converter Based on Pulse Stretching

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Poki Chen ; Dept. of Electron. Eng., Nat. Taiwan Univ. of Sci. & Technol. ; Chen, Chun-Chi ; You-Sheng Shen

A low-cost and low-power CMOS time-to-digital converter (TDC) with 50-ps time resolution is proposed in this paper. The reference clock frequency of the TDC is 80 MHz and the input range is theoretically unlimited. Two parallel time interpolators are used to improve the resolution by pulse stretching. In addition to conventional current ratio and capacitor ratio, the duty cycle of the discharging clock is also incorporated to adjust the stretch factor to reduce the power consumption and chip area dramatically. The interpolators are based on analog dual-slope conversion. The time resolution is measured as 50 ps and the integral nonlinearity (INL) error is within plusmn1.1 LSB for input range up to 250ns. The temperature drift of the measured resolution is -15.2% to +13% over a temperature range of -40degC to 80degC, which is significantly smaller than plusmn125% drift over 100degC temperature range in previous work. The voltage drift is 3.8 ps/V or equivalently plusmn3.5% over 3.0-4.0 V supply voltage range. The measured resolution is within 49.8 ps to 52.7 ps for six packaged chips and the chip size is merely 0.5 mmtimes0.45mm as fabricated in the TSMC 0.35-mum CMOS digital process. The power consumption is 0.75mW, enormously reduced from hundreds of milliwatts of the predecessors, at 100 k samples/s and the measurement rate can achieve as high as 150 k samples/s

Published in:

Nuclear Science, IEEE Transactions on  (Volume:53 ,  Issue: 4 )

Date of Publication:

Aug. 2006

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.