Cart (Loading....) | Create Account
Close category search window
 

Space efficient ESD methodology for reliable high volt applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Naughton, J.J. ; AMI Semicond., Pocatello, ID ; Tyler, M. ; Anser, M.

LDMOS-SCR structures have been shown to provide formidable ESD protection. This work characterizes CMOS process regions widely used in high voltage technologies to control triggering characteristics >40V. This is done using the breakdown voltage of a standard gate poly structure and structures without gate oxide further enhancing reliability during an ESD event

Published in:

Microelectronics and Electron Devices, 2006. WMED '06. 2006 IEEE Workshop on

Date of Conference:

0-0 0

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.