By Topic

Author's Reply

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Smith, J.E. ; Astronautics Corporation of America

The paper by Schertz and Metze [1] is concerned with combinational circuits having a certain restricted fan-out structure. Two-level circuits have this restricted structure. A PLA as defined in [2] with only G and D faults behaves like a two-level combinational circuit with stuck-at faults. Hence, the results of Schertz and Metze are applicable. In an AND-OR PLA, a G fault is equivalent to a stuck-at-1 fault on an AND gate input, and a D fault is equivalent to a stuck-at-0 fault on an OR gate input. S and A faults are in a sense "duals" of G and D faults, and results concerning fault masking (and multiple-fault detection) for S and A faults in two-level circuits can be derived in a manner similar to G and D faults.

Published in:

Computers, IEEE Transactions on  (Volume:C-35 ,  Issue: 10 )