By Topic

An Improved Method for Detecting Functional Faults in Semiconductor Random Access Memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. A. Papachristou ; Department of Computer Engineering and Science, Case Western Reserve University ; N. B. Sahgal

This paper presents an efficient test procedure for the detection of simultaneously present functional faults in semi-conductor random access memories (RAM's). The proposed procedure detects modeled types of functional faults using 36N + 24N log2N operations, which is an improvement over existing techniques. The testing process is twofold: first, it detects simple functional faults by a linear address marching. Second, it detects more complex types of functional faults by a nonlinear address sequencing approach. Simulation results to support the testing procedure are also presented.

Published in:

IEEE Transactions on Computers  (Volume:C-34 ,  Issue: 2 )