By Topic

A Comparison of Universal-Logic-Module Realizations and Their Application in the Synthesis of Combinatorial and Sequential Logic Networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chen, X. ; School of Electrical Engineering, University of Bath, Bath, England, on leave from the University of Hangchow ; Hurst, S.L.

This paper surveys the six possible variants of the basic universal-logic-module, ULM.2, and considers possible circuit realizations for each. A comparison of these variants in terms of circuit complexity, propagation delay, and total number of input/output connections is pursued, and detailed statistics generated to compare with previously published optimum data using conventional NAND and NOR gates.

Published in:

Computers, IEEE Transactions on  (Volume:C-31 ,  Issue: 2 )