We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Multiple-Valued Logic Charge-Coupled Devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kerkhoff, H.G. ; Department of Electrical Engineering, Solid-State Electronics Group, Twente University of Technology ; Tervoert, M.L.

A new method to implement multiple-valued logic in large scale integrated circuits is introduced. The data are represented by discrete amounts of charge in a charge-coupled device. In this paper the design principles and realizations in four-valued logic of a minimum and maximum circuit, a complement circuit, a literal a successor, and an adder are presented. Also, the designs of a binary-to-quaternary converter and vice versa are discussed. Charge-coupled devices offer low-power consumption, high-packing density, and the possibility to perform MOST-IC compatible multiple-valued logic in any arbitrary radix.

Published in:

Computers, IEEE Transactions on  (Volume:C-30 ,  Issue: 9 )