By Topic

The Expression Processor: A Pipelined, Multiple- Processor Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
VanAken, J.R. ; MOS Microcomputer Department ; Zick, G.L.

A nem multiple-processor architecture is described that can exploit the instruction level concurrency in numerical processing tasks. The expression processor contains multiple processing elements (PE's), which can be configured either as an SIMD [8] array or as an expression tree pipeline. An expression tree is the parse tree conctructed by a compiler from an arithmetic or logical expression. The expression tree pipeline, or "X-Pipe," is a binary-tree networks of PE'S upon which expression tress are executed intact.A series of expression trees can be executed in pipelined fashion for enhanced concurrency. With this capability, the expression processor can exploit the concurrency in vector merges and scalar tasks, as well as conventional vector tasks. The architecture is designed for low-cost implementation using large-scale in (LSI) components.

Published in:

Computers, IEEE Transactions on  (Volume:C-30 ,  Issue: 8 )