Cart (Loading....) | Create Account
Close category search window

A Design for Multiple-Valued Logic Gates Based on MESFET's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Tront, J.G. ; Department of Electrical Engineering, Virginia Polytechnic Institute and State University ; Givone, Donald D.

The majority of the work in the multiple-valued logic (MVL) area has been devoted to the study of various algebras and their properties. One such algebra was proposed by Allen and Givone. This paper is concerned with circuit realizations for this algebra. GaAs MESFET's are used as the basic circuit elements. Several five-valued circuits are proposed including a LITERAL gate, a MAX gate, and a MIN gate. The circuit analysis program SPICE is used to analyze the circuits, and the results are presented.

Published in:

Computers, IEEE Transactions on  (Volume:C-28 ,  Issue: 11 )

Date of Publication:

Nov. 1979

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.