To improve the reliability of computer memories error-correcting and/or error-detecting codes have been successfully used. To provide for error control in systems organized to have b bits per card a new class of codes for simultaneous error correction and error detection is given.
Published in:
Computers, IEEE Transactions on
(Volume:C-27
,
Issue:
5
)
Date of Publication: May 1978