By Topic

Theoretical Limitations on the Efficient Use of Parallel Memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Shapiro, H.D. ; Sperry Research Center

The effective utilization of single-instruction-multiple-data stream machines depends heavily on being able to arrange the data elements of arrays in parallel memory modules so that memory conflicts are avoided when the data are fetched. Several classes of storage algorithms are presented. Necessary and sufficient conditions are derived which can be used to determine if all conflict can be avoided. For the matrix subparts most often demanded in numerical analysis computations, whenever the class of storage algorithms called periodic skewing schemes provides conflict-free access, the subclass called linear skewing schemes also provides such access.

Published in:

Computers, IEEE Transactions on  (Volume:C-27 ,  Issue: 5 )