Correction to "Design of Ternary COS/MOS Memory and Sequential Circuits" | IEEE Journals & Magazine | IEEE Xplore