By Topic

An Efficient Fault Diagnosis Algorithm for Symmetric Multiple Processor Architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Meyer, G.G.L. ; Department of Electrical Engineering, The Johns Hopkins University ; Masson, G.M.

A new diagnosis algorithm for determining the existing fault situation in a symmetric multiple processor architecture is given. The algorithm assumes that there are n processors, each of which is tested by at least t other processors, and at most t of which are faulty. The existing fault situation is always diagnosed if n ≥ 2t + 1 and, in some cases, can still be diagnosed if n < 2t + 1. The implementation of the algorithm is straightforward and suitable for microprocessor applications.

Published in:

Computers, IEEE Transactions on  (Volume:C-27 ,  Issue: 11 )