By Topic

A Restructurable Computer System

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Reddi, S.S. ; W. W. Gaertner Research, Inc. ; Feustel, Edward A.

This paper presents an architecture for a restructurable computer system which reconfigures its resources according to the problem environment for efficient performance. It converts the user's program into an intermediate level language called Realist which is capable of specifying arbitrary resource structures such as an array or a pipeline and the computation to be performed upon these structures. An architectural design for the system is presented with special attention to bus units. It is shown how APL, a vector processing language, can be implemented on the system. Some storage schemes are considered for organizing vectors and matrices to facilitate efficient retrieval and manipulation. The paper is concluded with a comparison of the proposed system to existing high speed architectures.

Published in:

Computers, IEEE Transactions on  (Volume:C-27 ,  Issue: 1 )