By Topic

A General Model for Memory Interference in Multiprocessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
C. H. Hoogendoorn ; Computer Laboratory, University of Cambridge

This paper presents a mathematical model for determining the extent of memory interference in multiprocessor systems. The model takes into account the numbers of processors and memory modules in the system and their relative service times, as well as the patterns of memory accesses made by the processors. The results predicted by the model are compared with simulation results and with results from other exact or approximate models, where these exist.

Published in:

IEEE Transactions on Computers  (Volume:C-26 ,  Issue: 10 )