By Topic

A Microcomputer with a Shift-Register Memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kartashev, Steven I. ; Dynamic Computer Architecture

A study of architecture for an 8-bit microprogrammed microcomputer (MPM) is presented in this paper. The control memory of this microcomputer is implemented as a dynamic shift-register memory (SRM). It is shown that the use of the SRM simplifies the processor circuits to such an extent that the entire CPU can be placed on a single LSI module. A new type of instruction (the tabled instruction) introduced not only simplifies organization of data exchange between the SRM and the processor, but also allows organizing of complex control sequences. It is shown that some tabled instructions implement the actions which ordinarily are performed by small subroutines of conventional microprogrammed computers. Other features of the MPM are more 1) a powerful set of instructions and 2) greatly simplified programming, since hundreds of processor registers are made available to the programmer.

Published in:

Computers, IEEE Transactions on  (Volume:C-25 ,  Issue: 5 )