By Topic

Cellular Logic Array for High-Speed Signed Binary Number Multiplication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Toma, C.I. ; Department of Electronics, "Traian Vuia" Polytechnic Institute of Timisoara

A new high-speed cellular logic array for multiplication of signed binary numbers is described. It uses a four-bit arithmetic logic unit MC10181 to achieve high speed and to reduce the number of interconnections. A multiplication algorithm which implements simultaneous multiplication by two digits of the multiplier results in a cellular logic array achieving high speed and involving less equipment. ment. A high-speed 4 X 2 multiplier chip is proposed.

Published in:

Computers, IEEE Transactions on  (Volume:C-24 ,  Issue: 9 )