A Probabilistic Approach of Designing More Reliable Logic Gates with Asymmetric Input Faults

Logic gates subject to asymmetric input faults may be made more reliable by employing redundant inputs. A mathematical expression for determining the optimum number of redundant inputs based on input reliabilities of the gate is developed. The development follows the theory of combinatorial probability.