By Topic

Theory and Implementation of p-Multiple Sequential Machines

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kartashev, S.P. ; Department of Computer Science, University of Nebraska

This paper considers a state assignment which permits one to obtain two different realizations of a sequential machine (sm). First, as a result of this assignment we obtain a double shift-register realization of an sm by means of p pairs of shift-registers, each pair of registers having the same number of stages ai(i = 1,...,p). Such realizations are called multiple-variable-length-shift-register-realizations (MVL-SRR's). Second, this state assignment permits us to obtain multimodule type iterative realizations made by means of p different module types, each of them being copied aitimes (i = l,...,p). We call these realizations multiple-variable-length-iterative-realizations (MVL-IR's). Thus any MVL-SRR or MVL-IR is uniquely specified by γp, = (a1,...,ap,).

Published in:

Computers, IEEE Transactions on  (Volume:C-23 ,  Issue: 5 )