By Topic

Parallel Digital Differential Analyzer with Arbitrary Stored Interconnections

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
D. Sh. Dawoud ; Electrical and Electronics Engineering Laboratory, National Research Centre ; N. Z. El-Araby

DRO associative memory, as well as NDRO associative memory, is used for realizing an arbitrary stored interconnection address system and the increment store of a parallel-type DDA. An MFMU is used also for realizing a parallel-type DDA with an arbitary stored interconnection system. In this system each memory cell represents an integrator with its address codes.

Published in:

IEEE Transactions on Computers  (Volume:C-22 ,  Issue: 1 )