By Topic

Analysis and Synthesis of Asynchronous Sequential Networks Using Edge-Sensitive Flip-Flops

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

Standard flow table methods for analysis and synthesis of asynchronous sequential switching networks are difficult to apply when edge-sensitive flip-flops are used. Use of a differential mode (DM) state table, which specifies the next state as a function of the present state and input change, avoids such difficulties. Difference operators, which are used to specify changes in logic variables, provide a convenient means for defining terminal behavior of edge-sensitive flip-flops. The inhibited toggle flip-flop is introduced as a general-purpose edge-sensitive flip-flop. Sequential networks are analyzed by writing difference operator equations from which a DM table can be constructed. Synthesis of asynchronous networks is accomplished by first constructing a DM table to describe the desired network and then deriving input equations for inhibited-toggle flips-flops. Such realizations are free of hazards and critical races and usually require fewer gates and flip-flops than solutions by standard flow table methods.

Published in:

Computers, IEEE Transactions on  (Volume:C-20 ,  Issue: 8 )