Scheduled System Maintenance:
On Wednesday, July 29th, IEEE Xplore will undergo scheduled maintenance from 7:00-9:00 AM ET (11:00-13:00 UTC). During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Realization of an Arbitrary Switching Function with a Two-Level Network of Threshold and Parity Elements

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

In this short note, the realization of an arbitrary switching function by an interconnection of threshold and parity elements is considered. Using several criteria, it is shown that parity functions and threshold functions are " opposites." This dis- similarity between threshold and parity elements coupled with the useful physical properties of parity elements indicates that a realization employing the two types of modules should be of interest. Since the modules realizing parity functions are identical, mass production can be employed to reduce the cost of realization. A particular two- level configuration of threshold and parity elements is discussed. The first level consists of parity elements and the second level consists of a single threshold element. It is shown that any switching function can be realized with the proposed structure. An optimal procedure for minimizing the number of parity elements in the realization is given. Furthermore, a suboptimal procedure which is much simpler than the optimal one is also proposed.

Published in:

Computers, IEEE Transactions on  (Volume:C-19 ,  Issue: 3 )