By Topic

Multiplex Logic Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

A synthesis procedure must be based upon some cost function or functions. In many systems this cost function is associated with performance. But the usual cost function associated with switching circuits is associated with the cost of realization. Inspection of switching circuits indicates that many switching circuits are not used efficiently and that a measure of component efficiency is the ratio of data rate to component capacity or switching speed. The multiplex logic circuits are designed so that the above efficiency can be improved and as a consequence the number of circuits required can be substantially reduced. Special auxiliary circuits are required. The complexity of these auxiliary circuits is mentioned but not treated.

Published in:

Computers, IEEE Transactions on  (Volume:C-18 ,  Issue: 6 )