By Topic

Threshold Logic Design of Pulse-Type Sequential Networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

A modification of the conventional design method for pulse-type sequential logic is developed in which threshold gates are used in all of the combinational portions of the circuit. The canonical configuration, memory element employed, tabular design aids, etc., found in the conventional method were changed as necessary in order to use more effectively the unique properties possessed by threshold elements. A theorem providing insight for threshold gate realization is given and a classification of sequential functions is discussed in order to facilitate the understanding and use of the new process. Finally, examples are presented showing a significant advantage of the present method in both gate and transistor economy over conventional design.

Published in:

Computers, IEEE Transactions on  (Volume:C-18 ,  Issue: 5 )