Computer Reduction of Two-Level, Multiple-Output Switching Circuits

An algorithm which reduces the number of gates and connections (diodes) in two-level, multiple-output combinational logic networks is presented and compared with conventional minimization procedures.