Cart (Loading....) | Create Account
Close category search window
 

Design and implementation of a microprogrammed Lisp machine

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Depei Qian ; Dept. of Comput. Sci. & Eng., Xian Jiaotong Univ., China ; Degen Shan ; Yinliang Zhao ; Shouqi Zheng

The article presents the architectural design and implementation of a Lisp machine Lisp M1 developed at Xian Jiaotong University in China. Approaches adopted by Lisp M1 to support the execution of Lisp programs are discussed. Techniques used to implement the machine are presented. A speed comparison between Lisp M1 and some conventional computers and special purpose Lisp machines is also given. The Lisp M1 system consists of a list processor LP and a list memory LM, and is connected to an input/output processor IOP which is currently an IBM PC. LM is a two-port memory connecting IOP and LP. From the performance of Lisp M1 the authors are convinced that using special hardwares, such as hardware stacks and tag processing elements, is an effective way to speed up the execution of Lisp programs. Using microprograms to interpret Lisp language not only narrows the semantical gap between the machine language and Lisp, but also facilitates the implementation and continuous improvement aspects. The list memory with binary tree mapping and prefetching is a unique feature of Lisp M1 and is absent in other Lisp machines. It significantly reduces the memory access latency and enhances the system performance

Published in:

Computing & Control Engineering Journal  (Volume:3 ,  Issue: 5 )

Date of Publication:

Sep 1992

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.