Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Design of a 25000 gate ASIC using VHDL

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
5 Author(s)
Brown, D. ; Honeywell Inc., Plymouth, MN, USA ; Passow, R. ; Rasset, S. ; Russell, M.
more authors

IEEE 1076 compatible VHDL (VHSIC Hardware Description Language) was used to create a behavioral model for a complex ASIC (application-specific integrated circuit) design. Specifically, VHDL was used in the development of the HTIU2000 Test-bus Interface Unit. The design process incorporated VHDL from the beginning of the design cycle; the behavioral description of the HTIU2000 was performed in VHDL from the beginning of the process, not converted to VHDL from another hardware description language. The behavioral model was successfully converted to a gate-level implementation in a standard cell library using some synthesis of the VHDL code. The part was fabricated and the behavior of the parts matched that of the VHDL model. The successful fabrication of the HTIU2000 chips, illustrates that VHDL and design synthesis can be used to design complex ASICs

Published in:

Aerospace and Electronics Conference, 1991. NAECON 1991., Proceedings of the IEEE 1991 National

Date of Conference:

20-24 May 1991