By Topic

Design of a 6-bit CMOS digital radio frequency memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

The authors describe the implementation of a digital radio frequency memory (DRFM) on a single integrated circuit. A VHSIC Hardware Description Language (VHDL) model of the DRFM was completed and used to design the VLSI components of the DRFM architecture. The model performed the specified time and frequency shift functions. A DRFM, with a 1 K memory, a control unit, and a digital single-sideband modulator (DSSM) has been placed onto a silicon single chip layout design

Published in:

Aerospace and Electronics Conference, 1991. NAECON 1991., Proceedings of the IEEE 1991 National

Date of Conference:

20-24 May 1991