By Topic

GALS Networks on Chip: A New Solution for Asynchronous Delay-Insensitive Links

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Campobello, G. ; Dipt. di Fisica della Materia e Tecnologie Fisiche Avanzate, Messina Univ. ; Castano, M. ; Ciofi, C. ; Mangano, D.

In this paper a cost effective solution for asynchronous delay-insensitive on-chip communication is proposed. Our solution is based on the Berger coding scheme and allows to obtain a very low wire overhead. For instance, the results of our evaluation show that a 64-bit link can be built paying a wire overhead of 10% and 30 equivalent two-input gates per wire. As a general rule, when the number of bits to be transmitted increases, the wire overhead decreases and the gate overhead remains almost the same

Published in:

Design, Automation and Test in Europe, 2006. DATE '06. Proceedings  (Volume:2 )

Date of Conference:

6-10 March 2006