An 830mW, 586kbps 1024-bit RSA chip design

This paper presents an RSA hardware design that simultaneously achieves high-performance and low-power. A bit-oriented, split modular multiplication algorithm and architecture are proposed to fully exert the radix-4 computational capability. Further, we identify the switching profile of RSA data and accordingly propose power-optimized designs for the storage elements and key computational components. The complete RSA modular exponentiation hardware has been implemented using cell-based 0.18mum CMOS technology. Post-layout simulation shows that the design delivers an average performance of 586kbps at 460MHz, 1.8Vwhile consuming only 830mW