By Topic

FPGA implementation of the timing synchronization in preamble based OFDM system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Y. J. Gu ; Zhejiang Univ., Hangzhou ; Y. Li ; W. Ren ; K. S. Chen

Orthogonal frequency division multiplexing (OFDM) is an effective modulation technique for high-rate transmission over frequency selective fading channels. However, just because of its orthogonality, OFDM systems are also extremely sensitive and vulnerable to synchronization errors. In this paper, we investigate a scheme especially for symbol synchronization utilizing the special training structure, which can be used in preamble-based OFDM system. Without loss the generality, IEEE 802.11a WLAN system will be researched as the model. The algorithms of match filter and cyclic prefix (CP) are combined to achieve good symbol timing synchronization. The former algorithm is to determine the short training symbol's precise end of the burst transmission, and then the latter algorithm will confirm the valid data of data symbols. At last, we present the timing synchronization's FPGA implementation

Published in:

2005 2nd Asia Pacific Conference on Mobile Technology, Applications and Systems

Date of Conference:

15-17 Nov. 2005