Referenced Items are not available for this document.
According to the characteristics of chip multiprocessors, we propose a loop optimization technique to improve the system performance by reducing the occurrences of dependence violations
Published in:
Networking, Architecture, and Storages, 2006. IWNAS '06. International Workshop on
Date of Conference: 0-0 0
- Print ISBN:
- 0-7695-2651-9
- INSPEC Accession Number:
- 9063202
- Conference Location :
- Shenyang
- Digital Object Identifier :
- 10.1109/IWNAS.2006.9
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
