By Topic

Masterimage approach to VLSI design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
R. L. Donze ; IBM Corporation ; G. Sporzynski

The rapid development of semiconductor technology and the increasing complexity of VLSI chips have prompted a wide range of design approaches. Among them is one called the masterimage method, which is somewhere between the unconstrained approach, in which the designer has essentially total freedom, and the constrained approach, typified by the gate array. The masterimage design methodology, which has been implemented on an extension of IBM's engineering design system, can design chips with up to ten thousand equivalent two-way NOR gates. A key feature of the EDS extension is its ability to design chips with macros, or blocks of circuitry such as RAMs and PLAs. The EDS provides for logic simulation, test-pattern generation, description of the chip image (layout) and circuits, and automated placement and interconnection of circuits and macros. A delay calculator/optimizer insulates logic design from performance considerations. The emphasis in this article is on the overall solution to the problem of designing complex VLSI chips. Details of the technology or algorithms are discussed only when needed to illustrate the system's capabilities.

Published in:

Computer  (Volume:16 ,  Issue: 12 )