By Topic

Automatic synthesis of data-flow systems using high level codesign tool. Application to vision processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
A. M. Alvarez ; Dept. of Comput. Technol., Polytech Univ. Coll., Spain ; L. M. Reyneri ; F. J. P. Valle

In this paper, we present a tool devised for the automatic design and optimization of bioinspired visual processing models using reconfigurable hardware. We have focused on the simulation and optimization characteristics of our system. We also present a retina-like processing system based on a PCI-based FPGA board as an example. The whole system is intended for the design and analysis of real-time vision processing schemes. The top-down design path of our system involves a high level synthesis scheme while allowing different strategies for optimizing the system via the CodeSimulink codesign tool

Published in:

MELECON 2006 - 2006 IEEE Mediterranean Electrotechnical Conference

Date of Conference:

16-19 May 2006