We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Environmental Impact Evaluation Methodology for Emerging Silicon-Based Technologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Somani, A. ; Massachusetts Inst. of Technol., Cambridge, MA ; Gschwend, P. ; White, S.J. ; Boning, D.
more authors

Semiconductor technology evolves rapidly to enable continued improvements in performance and capability, and reductions in cost. We emphasize the need also for rapid EHS assessment of new technology alternatives. This effort provides a rapid methodology for evaluating new process options in the research phase, particularly to identify unit processes which may be of environmental concern compared to existing technologies. The use of novel materials should be estimated, in the context of both the fabrication facility and the local and global natural cycles. Unit processes of concern should be jointly optimized on the three axes of cost, performance, and environment. A case study examining 3D integration of ICs, with a focus on the handle wafer unit process steps, illustrates the proposed methodology

Published in:

Electronics and the Environment, 2006. Proceedings of the 2006 IEEE International Symposium on

Date of Conference:

8-11 May 2006