By Topic

Low-Cost Concurrent Error Detection for FSMs Implemented Using Embedded Memory Blocks of FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Krasniewski, A. ; Inst. of Telecommun., Warsaw Univ. of Technol.

We present a number of low-cost concurrent error detection (CED) schemes for finite state machines (FSMs) implemented using embedded memory blocks available in FPGAs. The experimental results show that for many of the examined benchmark circuits, some of the proposed schemes provide for a reasonable level of error detection at a very low circuitry overhead, not exceeding 10%. The proposed set of CED schemes offers the designer an opportunity to trade-off error detection efficiency with implementation cost

Published in:

Design and Diagnostics of Electronic Circuits and systems, 2006 IEEE

Date of Conference:

18-21 April 2006