By Topic

Digital Logic Simulation in a Time-Based, Table-Driven Environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. A. Szygenda ; The University of Texas ; E. W. Thompson

This paper is the first part of a two part sequence describing techniques and implementations for table-driven, time-based, parallel fault simulators for digital logic, Part 1 considers design verification simulation and Part 2 considers parallel fault simulation The major objective of these papers is to introduce basic simulation concepts and developmental considerations and to describe the storage and manipulation of data for these simulation environments. These aspects, from both a theoretical and practical viewpoint, represent the most critical considerations for both accurate and efficient digital logic simulation An adequate coverage of these topics will provide a basic understanding of the underlying consideration, both theoretical and practical, involved in the development of this type of simulator.

Published in:

Computer  (Volume:8 ,  Issue: 3 )