By Topic

Fabrication of compliant, copper-based chip-to-substrate connections

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Ate He ; Sch. of Chem. & Biomolecular Eng., Georgia Inst. of Technol., Atlanta, GA ; Bakir, M.S. ; Allen, S. ; Kohl, Paul A.

A fabrication process for compliant, copper chip-to-substrate interconnections is described in this paper. Copper interconnect structures were produced through a copper electroplating step filling cavities inside photo-patterned hollow polymer molds. These polymer structures were fabricated on both the chip and the substrate. Copper pillar interconnects are useful as chip-to-substrate power distribution I/O and have been successfully fabricated and assembled. Finite element modeling by ANSYS was used to simulate the mechanics of the copper pillars connection from chip-to-board at elevated temperature conditions. The shear stress distribution was used to analyze the weak points along the pillar. The maximum allowed shear stress was then use to determine the required pillar dimensions (e.g. height and aspect ratio)

Published in:

Electronic Components and Technology Conference, 2006. Proceedings. 56th

Date of Conference:

0-0 0