By Topic

Compact thermal models for thermally aware design of VLSI circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Singh, S. ; MJCET, Osmania Univ., Hyderabad ; Bansal, A. ; Meterelliyoz, M. ; Choi, J.-H.
more authors

During the last two decades, self-heating has become a significant bottleneck to the continued scaling of microelectronics. This is a particular problem in emerging finFET designs because of the use of thick buried oxide layers which impede heat flow to the heat sink. A possible solution is to use architectural and circuit-level techniques to make the temperature field as uniform as possible on the chip. These techniques require a prediction of temperature at the level of 100s-1000s of transistors, and must relate the predicted temperature to the activity level of the devices. In this paper, compact thermal models of circuit components are developed for use in cell-level electrical models of VLSI circuits, and ultimately for thermally-aware component placement and optimization. Fourier theory is used to model NAND and NOR gates and inverters employing finFETs at the 28 nm node. Electron-phonon scattering sources are computed using the drift-diffusion solver TAURUS. Compact models are then developed from the thermal simulation and used in cell-level representations of typical circuits to make thermal predictions on the scale of 100's of transistors. The technique is readily scaled up recursively to larger and larger scales and represents a viable methodology for multiscale simulation of microelectronics

Published in:

Thermal and Thermomechanical Phenomena in Electronics Systems, 2006. ITHERM '06. The Tenth Intersociety Conference on

Date of Conference:

May 30 2006-June 2 2006