By Topic

Accurate channel length extraction by split C-V measurements on short-channel MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Severi, S. ; IMEC, Heverlee, Belgium ; Curatola, G. ; Kerner, C. ; De Meyer, K.

This paper investigates the extraction of channel length from split current-voltage (C-V) measurements of small gate length PMOS transistors. Using device simulations, including quantum-mechanical effects, scanning spreading resistance measurements, and process simulations, the authors correlate the variation of the overlap capacitance with the gate voltage, and the length of the lateral junction doping profile. It is suggested that an accurate extraction of the metallurgical and effective gate length can be obtained from C-V measurements subtracting the overlap capacitance at VG=VFB and VG=VFB+0.8V.

Published in:

Electron Device Letters, IEEE  (Volume:27 ,  Issue: 7 )