By Topic

A high performance digital processor for implementing large artificial neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Orrey, D.A. ; British Telecom Res. Lab., Marlesham Heath, UK ; Myers, D.J. ; Vincent, J.M.

A CMOS integrated circuit is described which is capable of implementing very large digital neural networks of the multilayer perceptron (MLP) form. It incorporates on-chip training using the backpropagation algorithm, and the use of pseudorandom noise allows training with coarsely quantized weight values. Dynamic range and precision of the connection weights are automatically adjusted during training, thus allowing the circuit to adapt to different network sizes and topologies. The addition of a small, pseudorandom noise element allows the weights memory to be used more efficiently for large networks. Extensive simulation using a hardware description model over a range of problems has given a high degree of confidence in the design

Published in:

Custom Integrated Circuits Conference, 1991., Proceedings of the IEEE 1991

Date of Conference:

12-15 May 1991