Cart (Loading....) | Create Account
Close category search window

Symbolic verification of CMOS synchronous circuits using characteristic functions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kukimoto, Y. ; Dept. of Electr. Eng., Tokyo Univ., Japan ; Fujita, M. ; Tanaka, H.

The authors present a functional verification method for CMOS synchronous circuits by representing circuit behaviors with characteristic functions. Bidirectional signal effects and charge effects are formalized based on these functions. This method makes it possible to verify dynamic switch-level circuits, such as pass-transistor networks and precharge logic circuits, which cannot be accurately modeled at gate-level. An automatic switch-level verification system has been implemented, and experimental results are reported

Published in:

Custom Integrated Circuits Conference, 1991., Proceedings of the IEEE 1991

Date of Conference:

12-15 May 1991

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.