By Topic

Monolithic architectures for image processing and compression

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Konstantinides, K. ; Hewlett Packard Labs., Palo Alto, CA, USA ; Bhaskaran, V.

Programmable IC architectures for image processing applications are reviewed. Chip sets that can be used for image and video compression and for traditional image processing systems like computer-vision systems, chip designs that can handle all three of the major multimedia compression, decompression, and transmission standards, ICs for generic image processing, and uniprocessor and multiprocessor image processing chips are discussed. Requirements for graphics architectures and image processing are outlined.<>

Published in:

Computer Graphics and Applications, IEEE  (Volume:12 ,  Issue: 6 )