By Topic

On-Chip Built-In Self-Test of Video-Rate ADCs Using a 1.5 V CMOS Gaussian Noise Generator

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Evans, G. ; Dept. Fisica, Faculdade de Ciências da Universidade de Lisboa, Edificio C8, Campo Grande, 1749-016 Lisboa, Portugal and CRI-UNINOVA, Faculdade de Ciências e Tecnologia, Campus da FCT/UNL, 2825-114 Caparica, Portugal e-mail: ; Goes, J. ; Paulino, N.

A new method to perform built-in self-testing of the linearity and noise of ADCs is proposed. The technique uses an integrated CMOS Gaussian noise source as input stimulus together with a simple algorithm based in pre-calculated ROM tables for the DNL/INL measurements. The measured results of the integrated low-voltage noise generator are described. The evaluation of the proposed algorithm is demonstrated through a commercial 10-bit, 4OMS/s ADC and compared with the conventional histogram method using sine waves as input signal. The simplicity of the noise generator and of the digital circuitry together with other advantages pointed-out, clearly demonstrate the attractiveness of the proposed technique.

Published in:

Electron Devices and Solid-State Circuits, 2005 IEEE Conference on

Date of Conference:

19-21 Dec. 2005