Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A two-dimensional model for predicting substrate current in submicrometer MOSFETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Agostinelli, V.M., Jr. ; Dept. of Electr. & Comput. Eng., Texas Univ., Austin, TX ; Bordelon, T.J. ; Wang, X.L. ; Tasch, A.F.
more authors

Summary form only given. The authors present a more rigorous hydrodynamic postprocessing approach than that implemented by J.W. Slotboom et al. (1991). The proposed model is 2-D and is based on the 1-D form of energy equation described by R.K. Cook et al. (1982), implemented into the 2-D drift-diffusion simulator PISCES as a postprocessor to calculate substrate current. This new approach involves the determination of the average energy along many current contours using the 1-D energy conservation equation and the local electric fields calculated by PISCES along each current path. The impact ionization rates are calculated using an energy parameterized form of the Chynoweth law. These coefficients along with the current densities calculated by PISCES are then used to determine the 2-D distribution of generation rates, and the generation rates are integrated over the entire 2-D device structure to calculate the substrate current. The authors have demonstrated very good agreement with substrate current characteristics measured on a broad range of LDD (lightly doped drain) NMOSFET devices with varying channel lengths, gate biases, and drain biases

Published in:

Electron Devices, IEEE Transactions on  (Volume:39 ,  Issue: 11 )