Referenced Items are not available for this document.
This paper presents the design and implementation of a feature tracker on an embedded reconfigurable hardware system. Contrary to other works, the focus here is on the efficient hardware/software partitioning of the feature tracker algorithm, a viable data flow management as well as an efficient use of memory and processor features. The implementation is done on a Xilinx evaluation board and the results provided show the superiority of our implementation compared to the other works
Published in:
Rapid System Prototyping, 2006. Seventeenth IEEE International Workshop on
Date of Conference: 14-16 June 2006
- Page(s):
- 230
- ISSN :
- 1074-6005
- Print ISBN:
- 0-7695-2580-6
- INSPEC Accession Number:
- 9089168
- Conference Location :
- Chania, Crete
- Digital Object Identifier :
- 10.1109/RSP.2006.13
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
