Cart (Loading....) | Create Account
Close category search window

Using VHDL Simulator to Estimate Logic Path Delays in Combinational and Embedded Sequential Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sokolovic, M.L. ; Fac. of Electr. Eng., Nis Univ. ; Litovski, V.B.

This paper presents a VHDL based method that enables the logic simulator to estimate the longest and the shortest path delays of all signals in the circuit with only one run of the logic simulator. The method is verified for ISCAS' 85 benchmark circuits and for one particular embedded sequential circuit. It is extremely efficient and appropriate in the early phases of the design process where timing analysis needs to be repeated as the circuit is optimized or redefined

Published in:

Computer as a Tool, 2005. EUROCON 2005.The International Conference on  (Volume:2 )

Date of Conference:

21-24 Nov. 2005

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.