By Topic

Performance Evaluation of a Noise Canceller Filter to be used in Codesign Techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
de Icaya, E.M. ; Sch. of Comput. Sci., Univ. Politecnica de Madrid ; Rodellar, V. ; Peinado, V. ; Garcia, V.
more authors

Codesign techniques allow exploring different design alternatives at the system level specification by means of realizations in hardware and software for each composing blocks, and thus to evaluate the system performance before choosing the final implementation. In this paper the performance estimation in terms of area, time and power dissipation of a noise canceller filter both in software and hardware implementations is presented. The approximation has consisted of the specification of the problem in ANSI C and its transformation through synthesis tools into assembler code for the DSP 56000 microprocessor and into RTL VHDL synthesizable code by means of SPARK (S. Gupta et al., 2003). Also more precise hardware estimation for FPGA's and standard cells is presented

Published in:

Computer as a Tool, 2005. EUROCON 2005.The International Conference on  (Volume:1 )

Date of Conference:

21-24 Nov. 2005