By Topic

High-speed attack mitigation engine by packet filtering and rate-limiting using FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sang-Kil Park ; Security Gateway Syst. Team, Electron. & Telecommun. Res. Inst., South Korea ; Jin-Tae Oh ; Jong-Soo Jang

Recently, enterprises, service provider, and e-businesses confront increasing security and performance challenges. Securing network, host, and on-line application is absolutely important. At the same time, security function must not disturb productivity. To ensure that increasing network traffic is safe and their networks are secure, these organizations must provide security with bias toward solutions that accommodate performance demands, while providing the security and networking features required to run their businesses. That is, best solutions are those that combine high performance with topnotch security. For satisfying those requirements, we have developed hardware based and high performance security gateway system (SGS) which providing security functions such firewall, IDS, rate-limiting, and traffic metering in wire speed. In this paper, we especially describe how H/W based firewall and rate-limiting and their response coordinating engine features are implemented in SGS as a hardware chipset (FPGA)

Published in:

2006 8th International Conference Advanced Communication Technology  (Volume:1 )

Date of Conference:

20-22 Feb. 2006