By Topic

High-mobility ultrathin strained Ge MOSFETs on bulk and SOI with low band-to-band tunneling leakage: experiments

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Krishnamohan, Tejas ; Dept. of Electr. Eng., Stanford Univ., CA, USA ; Krivokapic, Z. ; Uchida, K. ; Nishi, Yoshio
more authors

For the first time, the tradeoffs between higher mobility (smaller bandgap) channel and lower band-to-band tunneling (BTBT) leakage have been investigated. In particular, through detailed experiments and simulations, the transport and leakage in ultrathin (UT) strained germanium (Ge) MOSFETs on bulk and silicon-on-insulator (SOI) have been examined. In the case of strained Ge MOSFETs on bulk Si, the resulting optimal structure obtained was a UT low-defect 2-nm fully strained Ge epi channel on relaxed Si, with a 4-nm Si cap layer. The fabricated device shows very high mobility enhancements >3.5× over bulk Si devices, 2× mobility enhancement and >10× BTBT reduction over 4-nm strained Ge, and surface channel 50% strained SiGe devices. Strained SiGe MOSFETs having UT (TGe<3 nm) very high Ge fraction (∼ 80%) channel and Si cap (TSi cap<3 nm) have also been successfully fabricated on thin relaxed SOI substrates (TSOI=9 nm). The tradeoffs in obtaining a high-mobility (smaller bandgap) channel with low tunneling leakage on UT-SOI have been investigated in detail. The fabricated device shows very high mobility enhancements of >4× over bulk Si devices, >2.5× over strained silicon directly on insulator (SSDOI; strained to 20% relaxed SiGe) devices, and >1.5× over 60% strained SiGe (on relaxed bulk Si) devices.

Published in:

Electron Devices, IEEE Transactions on  (Volume:53 ,  Issue: 5 )